Part Number Hot Search : 
100M1 PG24064M ON1147 EPS13 UM2134 MP5002S PD2328 2545CT
Product Description
Full Text Search
 

To Download MB89580B Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  ds07-12543-4e fujitsu semiconductor data sheet 8-bit proprietary microcontrollers cmos f 2 mc-8l MB89580B/580bw series mb89583b/585b/589b/p585b/p589b/ mb89583bw/585bw/p585bw n description the MB89580B/bw series is a line of general-purpose, single-chip microcontrollers. in addition to a compact instruction set, these microcontrollers contain a variety of peripheral functions, such as pll clock control, timers, a serial interface, a pwm timer, and the usb function. in particular, these microcontrollers contain one usb function channel to support both full and low speeds. n features ? package type 64-pin lqfp package (0.5 mm and 0.65 mm pitch) ? high-speed operations at low voltage minimum execution time : 0.33 m s (automatically generates a 12 mhz main clock and a 48 mhz usb interface synchronization clock with an externally supplied 6 mhz clock and the internal pll circuit.) ? f 2 mc - 8l cpu core instruction set that is optimum to the controllers -multiplication and division instructions -16-bit arithmetic operations -branch instructions by bit testing -bit manipulation instructions, etc. (continued) n packages 64-pin plastic lqfp 64-pin plastic lqfp (fpt-64p-m03) (fpt-64p-m09)
MB89580B/580bw series 2 (continued) ? pll clock control the internal pll clock circuit allows the use of low-speed clocks which are advantageous to noise character- istics. (6 mhz externally-supplied clock ? 12 mhz internal system clock) ? various timers 8-bit pwm timer (can be used as either 8-bit pwm timer 2 channels or ppg timer 1 channel) internal 21-bit timebase timer ? internal usb transceiver circuit ( compatible with full and low speeds ) ? usb function compliant to usb protocol revision 1.0 support for both low and full speeds (selectable) allows four endpoints to be specified at maximum. types of transfer supported : control/interrupt/bulk/isochronous built-in dmac (maps the buffer for each endpoint on to the internal ram to directly access the memory for functions send and receive data.) ? uart/serial interface built-in uart/sio function (selectable by switching) ? external interrupt external interrupt (level detection 8 channels) eight inputs are independent of one another and can also be used for resetting from low-power consumption mode (the l-level detection feature available) . ? low power consumption ( standby mode supported ) stop mode (there is almost no current consumption since oscillation stops.) sleep mode (this mode stops the running cpu.) ? a maximum of 53 general-purpose i/o ports general-purpose i/o ports (cmos) : 34 general-purpose output ports (cmos) : 8 general-purpose i/o ports (nch open drain) : 3 general-purpose input ports (cmos 3.3 v input-compatible) : 8 ? parallel ports also serve as eight of the general-purpose i/o ports (cmos) interrupt function available allows asynchronous read and write by external signals ? power supply supply voltage : 3.0 v to 5.5 v
MB89580B/580bw series 3 n product lineup n packages and corresponding products : available : not available part number mb89583b mb89585b mb89p585b mb89589b mb89p589b mb89583bw mb89585bw mb89p585bw parameter rom size 8 kb 16 kb 8 kb 16 kb ram size 512 b 1 kb 18 kb 512 b 1 kb package lqfp-64 (fpt-64p-m03) lqfp-64 (fpt-64p-m09) lqfp-64 (fpt-64p-m03) operation at usb reset high impedance state low-level output others mask product otp/eva product mask product otp/eva product mask product otp/eva product cpu functions number of instructions instruction bit length instruction length data bit length minimum execution time interrupt processing time : 136 : 8 bits : 1 to 3 bytes : 1, 8, and 16 bits : 0. 33 m s (6 mhz) : 3 m s (6 mhz) periph- eral func- tions general- purpose ports general-purpose i/o ports general-purpose output ports general-purpose input ports (34 : cmos, 3 : nch open drain) (8 : cmos) (8 : cmos 3.3 v input) parallel ports shares eight (p40 through p47) of the above general-purpose i/o ports. allows asynchronous read and write by external signals. an interrupt function is available to set data. usb function can be set to full/low speed. four endpoints at maximum power supply mode : can be set to own power supply/bus power supply mode. fifo 8 bits 8 built in built-in dmac (can be set to dma transfer to the internal ram or to the external fifo.) pwm timer 8-bit pwm timer operation 2 channels (can also be used as a ppg 1 channel timer) uart sio allows switching between uart (clock-synchronous/asynchronous data transfer allowed) and sio (simple serial transfer) . timebase timer 21-bit timebase timer clock output allows output of two main clock divisions standby mode sleep mode and stop mode package mb89583b mb89585b mb89p585b mb89589b mb89p589b mb89583bw mb89585bw mb89p585bw fpt-64p-m03 fpt-64p-m09
MB89580B/580bw series 4 n differences among products 1. memory size before evaluating using the otp product, verify its differences from the product that will actually be used. 2. current consumption when operated at low speeds, a product mounted with either one-time prom or eprom consumes more current than a product mounted with a mask rom. however, in sleep/stop mode the current consumption is the same. for detailed information on each package, see n package dimensions. 3. differences between the MB89580B series and the MB89580Bw series MB89580B series : remains in high impedance state until usb connection takes place. before the usb con- nection, use one general-purpose port output to control pullup resistance connection of this port by software. MB89580Bw : outputs at low level until usb connection takes place. d + d - 1.5 k w 3.3 v general-purpose port rpvp pin rpvm pin host pc MB89580B series ? example MB89580B product connection d + d - 1.5 k w 3.3 v rpvp pin rpvm pin host pc MB89580Bw series ? example MB89580Bw product connection note : full speed is assumed in the above examples.
MB89580B/580bw series 5 n pin assignment (top view) (fpt-64p-m03) (fpt-64p-m09) do4/p44/uck/d4 do5/p45/uo/d5 do6/p46/ui/pwm1/d6 do7/p47/pwm2/d7 p30/int0/clk p31/int1 p32/int2 p33/int3 p34/int4 p35/int5 p36/int6/wex p37/int7/rdx p50/obf/ibfx/w v ss p51/r p52/efx 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 p00 p01 p02 p03 p04 p05 p06 p07 p10 p11 p12 p13 p14 p15 p16 p17 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 p53/a0/ffx p54/cex rst mod0 mod1 x0 x1 v ss p27 p26 p25 p24 p23 p22 p21 p20 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 p43/d3/do3 p42/d2/do2 p41/d1/do1 p40/d0/do0 p67/di7 p66/di6 p65/di5 p64/di4 p63/di3 p62/di2 p61/di1 p60/di0 rpvm rpvp c v cc 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
MB89580B/580bw series 6 n pin description (continued) pin no. pin name circuit type function 1 p44/uck/d4/ do4 e general-purpose cmos i/o pin uart/s10 clock i/o this pin also serves as a parallel interface/external fifo data output pin. 2 p45/uo/d5/ do5 b general-purpose cmos i/o pin uart/s10 serial data output this pin also serves as a parallel interface/external fifo data output pin. 3 p46/ui/ pwm1/d6/ do6 e general-purpose cmos i/o pin uart/s10 serial data input pwm timer this pin also serves as a parallel interface/external fifo data output pin. 4 p47/pwm2/ d7/do7 b general-purpose cmos i/o pin pwm timer this pin also serves as a parallel interface/external fifo data output pin. 5 p30/int0 / clk e general-purpose cmos i/o pin clock output pin this pin also serves as an external interrupt input pin. the external interrupt input is a hysteresis input. (level detection) 6 p31/int1 e general-purpose cmos i/o pin this pin also serves as an external interrupt input pin. the external interrupt input is a hysteresis input. (level detection) 7 p32/int2 e general-purpose cmos i/o pin this pin also serves as an external interrupt input pin. the external interrupt input is a hysteresis input. (level detection) 8 p33/int3 e general-purpose cmos i/o pin this pin also serves as an external interrupt input pin. the external interrupt input is a hysteresis input. (level detection) 9 p34/int4 e general-purpose cmos i/o pin this pin also serves as an external interrupt input pin. the external interrupt input is a hysteresis input. (level detection) 10 p35/int5 e general-purpose cmos i/o pin this pin also serves as an external interrupt input pin. the external interrupt input is a hysteresis input. (level detection) 11 p36/int6 / wex e general-purpose cmos i/o pin this pin also serves as an external interrupt input pin. the external interrupt input is a hysteresis input. (level detection) this pin also serves as the parallel interface write strobe input pin. 12 p37/int7 / rdx e general-purpose cmos i/o pin this pin also serves as an external interrupt input pin. the external interrupt input is a hysteresis input. (level detection) this pin also serves as the parallel interface read strobe input pin. 13 p50/obf/ ibfx/w b general-purpose cmos i/o pin interrupt output to the parallel interface host. this pin also serves the out fifo data strobe pin.
MB89580B/580bw series 7 (continued) pin no. pin name circuit type function 14 v ss ? power supply pin (gnd) 15 p51/r b general-purpose cmos i/o pin. this pin also serves the in fifo data strobe pin. 16 p52/efx k general-purpose nch open drain i/o pin. this pin also serves as the in fifo data enable input pin. 17 p53/a0/ffx k general-purpose nch open drain i/o pin. parallel interfaces data select input this pin also serves as the out fifo data enable input pin. 18 p54/cex k general-purpose nch open drain i/o pin. this pin also serves as the parallel interface device select input pin. 19 rst i reset pin. (reset on the negative logic low level.) 20 mod0 f an operating mode designation pin. connect directly to vss. 21 mod1 f an operating mode designation pin. connect directly to vss. 22 x0 a pins for the connection of crystal oscillatoion circuit (6 mhz) 23 x1 24 v ss ? power supply pin (gnd) 25 p27 b general-purpose cmos output pin 26 p26 b general-purpose cmos output pin 27 p25 b general-purpose cmos output pin 28 p24 b general-purpose cmos output pin 29 p23 b general-purpose cmos output pin 30 p22 b general-purpose cmos output pin 31 p21 b general-purpose cmos output pin 32 p20 b general-purpose cmos output pin 33 p17 b general-purpose cmos i/o pin 34 p16 b general-purpose cmos i/o pin 35 p15 b general-purpose cmos i/o pin 36 p14 b general-purpose cmos i/o pin 37 p13 b general-purpose cmos i/o pin 38 p12 b general-purpose cmos i/o pin 39 p11 b general-purpose cmos i/o pin 40 p10 b general-purpose cmos i/o pin 41 p07 b general-purpose cmos i/o pin 42 p06 b general-purpose cmos i/o pin 43 p05 b general-purpose cmos i/o pin 44 p04 b general-purpose cmos i/o pin
MB89580B/580bw series 8 (continued) pin no. pin name circuit type function 45 p03 b general-purpose cmos i/o pin 46 p02 b general-purpose cmos i/o pin 47 p01 b general-purpose cmos i/o pin 48 p00 b general-purpose cmos i/o pin 49 v cc ? power supply pin 50 c ? connect an external capacitor of 0.1 m f. when using with 3.3 v power supply, connect this pin with the vcc pin to set to 3.3 v input. 51 rpvp usbdrv usb route port + pin 52 rpvm usbdrv usb router port - pin 53 p60/di0 f general-purpose cmos input pin (3.3 v input) this pin also serves as an external fifo data input pin. (lsb) 54 p61/di1 f general-purpose cmos input pin (3.3 v input) this pin also serves as an external fifo data input pin. 55 p62/di2 f general-purpose cmos input pin (3.3 v input) this pin also serves as an external fifo data input pin. 56 p63/di3 f general-purpose cmos input pin (3.3 v input) this pin also serves as an external fifo data input pin. 57 p64/di4 f general-purpose cmos input pin (3.3 v input) this pin also serves as an external fifo data input pin. 58 p65/di5 f general-purpose cmos input pin (3.3 v input) this pin also serves as an external fifo data input pin. 59 p66/di6 f general-purpose cmos input pin (3.3 v input) this pin also serves as an external fifo data input pin. 60 p67/di7 f general-purpose cmos input pin (3.3 v input) this pin also serves as an external fifo data input pin. (msb) 61 p40/d0/do0 b general-purpose cmos i/o pin this pin serves as a parallel interface/external fifo data output pin. 62 p41/d1/do1 b general-purpose cmos i/o pin this pin serves as a parallel interface/external fifo data output pin. 63 p42/d2/do2 b general-purpose cmos i/o pin this pin serves as a parallel interface/external fifo data output pin. 64 p43/d3/do3 b general-purpose cmos i/o pin this pin serves as a parallel interface/external fifo data output pin.
MB89580B/580bw series 9 n i/o circuit type (continued) type circuit remarks a ? oscillation feedback resistance : 1 m w approx. b ?cmos i/o e ?cmos i/o ? hysteresis input f ?cmos input i ? hysteresis i/o ? pullup resistance x1 x0 standby control signal pch pullup control register input pch r nch standby control signal pch pullup control register port input resource input pch r nch standby control signal input pch input r nch
MB89580B/580bw series 10 (continued) type circuit remarks usbdrv ? usb i/o k ? nch open drain i/o d + d + input d C input differencial input low d C output direction full d C output speed low d + output d C full d + output pch pullup control register input r nch standby control signal
MB89580B/580bw series 11 n handling devices 1. preventing latchup latchup may occur on cmos ics if voltage higher than vcc or lower than vss is applied to input or output pins other than the medium- and high-voltage pins or if voltage higher than the rating is applied between vcc and vss. when latchup occurs, power supply current increases rapidly and might thermally damage elements. when using, take great care not to exceed the absolute maximum ratings. also take care to prevent the analog input from exceeding the digital power supply (vcc) when the power supply to the analog power system is turned on and off. 2. treatment of unused input pins leaving unused input pins open could cause malfunctions and latchup leading to permanent damage to the pins. these unused pins should be connected to a pullup or pulldown resistance of at least 2 k w between the pin and the power supply. unused i/o pins should be placed in output state to leave it open or pins that are in input state should be handled the same as unused input pins. 3. power supply voltage fluctuations although vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions even if it occurs within the rated range. stabilizing voltage supplied to the ic is therefore important. as stabilization guidelines, it is recommended to control power so that vcc ripple fluctuations (p-p value) will be less than 10% of the standard v cc value at the commercial frequency (50 to 60 hz) and the transient fluctuation rate will be less than 0.1 v/ms at the time of a momentary fluctuation such as when power is switched.
MB89580B/580bw series 12 n one-time prom and eprom microcontroller programming specifications prom mode is available on the mb89p585b/bw microcontrollers. the use of a dedicated adapter allows you to program the devices with a general-purpose rom programmer. however, keep in mind that electronic signa- ture mode is not available. 1. rom programmer adapter and its compatible programmers inquiry: 2. memory map in prom mode 3. programming the eprom (using the ando denki k.k. programmer) (1) set the eprom programmer type code to 17209. (2) load program data on to the eprom programmer at 0000 h to 3fff h . (3) program c000 h to ffff h with the eprom programmer. package compatible adapter compatible programmers and models sun hayato co, ltd. ando denki k. k. ftp-64p-m03 rom2-64lqf-32dp-8la af9708 (version 1.40 or higher) af9709 (version 1.40 or higher) af9723 (version 1.50 or higher) ftp-64p-m09 rom2-64qf2-32dp-8la2 sun hayato co., ltd. : tel. 81-3-3986-0403 ando denki k. k. : tel. 81-3-3733-1160 0000 h 0080 h 0480 h c000 h ffff h 0000 h 3fff h i/o normal operating mode (corresponding addresses on the rom programmer) ram not available program area (prom) program area (prom)
MB89580B/580bw series 13 n block diagram x0 main clock oscillator pll circuit clock control circuit x1 rst p46/ui/pwm1/d6/do6 p47/pwm2/d7/do7 p44/uck/d4/do4 p45/uo/d5/do5 p40/d0/do0 to p43/d3/do3 p60/di0 to p67/di7 p00 to p07, p10 to p17 p20 to p27 rpvp rpvm p51/r p50/obf/ibfx/w p36/int6/wex p37/int7/rdx p30/int0/clk p52/efx p53/ffx p54/cex p31/int1 to p35/int5 v ss v cc mod0 mod1 c usb drv internal bus dma clock output external interrupt (level) usb function circuit uart reset output 21-bit timebase timer 8-bit pwm timer power on reset circuit (watchdog timer) sio cmos i/o port cmos i/o port cmos out port cmos in port ram 18 k / 1 k / 512 byte rom 8 k / 16 kbyte other pins f 2 mc - 8l cpu nch i/o port
MB89580B/580bw series 14 n cpu core 1. memory space the MB89580B/bw microcontrollers offer a memory space of 64 kbytes consisting of the i/o, ram and rom areas. the memory space contains areas that are used for specific purposes, such as a general-purpose register and a vector table. ? i/o area (addresses : 0000 h through 007f h ) this area is assigned with the control and data registers, for example, of peripheral functions to be built in. the i/o area is as accessible as the memory since the area is assigned to a part of the memory space. direct addressing also allows the area to be accessed faster. ?ram area as an internal data area, a static ram is built in. the internal ram capacity varies with the product type. the area 80 h to ff h can be accessed at high speed with direct addressing. the area 100 h to 1ff h can be used a general-purpose register area. (the usable area is limited depending on the product.) when reset, ram data becomes undefined. ? rom area as an internal program area, a rom is built in. the internal rom capacity varies with the product type. the area ffc0 h to ffff h should be used for a vector table, for example. ? memory map i/o ram 512 b mb89583b mb89583bw rom 8 kb 0000 h 0080 h 0100 h 0200 h 0280 h e000 h ffff h ffc0 h vector table (reset, interrupt and vector call instructions) * : the area is eprom on the mb89p585b, mb89p585bw, and mb89p589b microcontrollers. i/o ram 1 kb mb89585b mb89585bw mb89p585b mb89p585bw rom* 16 kb 0000 h 0080 h 0100 h 0200 h 0480 h c000 h ffff h ffc0 h i/o not available not available not available general- purpose register general- purpose register general- purpose register ram 18 kb mb89589b mb89p589b rom* 16 kb 0000 h 0080 h 0100 h 0200 h 4880 h c000 h ffff h ffc0 h
MB89580B/580bw series 15 2. registers the MB89580B/bw series has two types of registers; the registers dedicated to specific purposes in the cpu and the general-purpose registers. the dedicated registers are as follows: program counter (pc) : a 16-bit register to indicate locations where instructions are stored. accumulator (a) : a 16-bit register for temporary storage of operations. in the case of an 8-bit data processing instruction, the lower one byte is used. temporary accumulator (t) : a 16-bit register which performs operations with the accumulator. in the case of an 8-bit data processing instruction, the lower one byte is used. index register (ix) : a 16-bit register for index modification. extra pointer (ep) : a 16-bit register to point to a memory address. stack pointer (sp) : a 16-bit register to indicate a stack area. program status (ps) : a 16-bit register to store a register pointer or a condition code. ps pc a t ix ep sp rp ccr 16 bits : program counter : accumulator : temporary accumulator : index register : extra pointer : stack pointer : program status fffd h initial value indeterminate indeterminate indeterminate indeterminate indeterminate i-flag = 0, il1, 0 = 11 initial values for other bits are indeterminate.
MB89580B/580bw series 16 the ps register can further be divided into the register bank pointer in the higher 8 bits (rp) and the condition code register in the lower 8 bits (ccr) . (see the diagram below.) the rp points to the address of the register bank currently in use. the relationship between the pointer contents and the actual address is based on the conversion rule shown next. the ccr consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control cpu operations at the time of an interrupt. h flag : the flag is set to 1 when an arithmetic operation results in a carry from bit 3 to bit 4 or in a borrow from bit 4 to bit 3. the bit is cleared to 0 in other instances. the flag is for decimal adjustment instructions; do not use for other than additions and subtractions. i flag : interrupt is enabled when this flag is set to 1. interrupt is disabled when this flag is set to 0. the flag is set to 0 when reset. il1, 0 : indicates the level of the interrupt currently enabled. an interrupt is processed only if its level is higher than the value this bit indicates. il1 il0 interrupt level high-low 00 1 higher lower = no interruption 01 10 2 11 3 ps rp ccr x011xxxx b bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 r4 r3 r2 r1 r0 --- h i il1 il0 n z v c i-flag h-flag il 1,0 z-flag v-flag c-flag n-flag ccr initial value x : undefined rule for conversion of actual addresses in the general-purpose register area "0" "0" "0" "0" "0" "0" "0" "1" r4 r3 r2 r1 r0 b2 b1 b0 a7 a6 a5 a4 a3 a2 a1 a0 a15 a14 a13 a12 a11 a10 a9 a8 generated addresses rp higher bits op code in lower bits
MB89580B/580bw series 17 the following general-purpose registers are provided: ?general-purpose registers : 8-bit data storage registers the general-purpose registers are 8 bits in length and located in the register banks in the memory. one bank contains eight registers and the MB89580B/bw microcontrollers allow a total of 16 banks to be used at maximum. the bank currently in use is indicated by the register bank pointer (rp) . n flag : the flag is set to 1 when an arithmetic operation results in setting of the msb to 1 or is cleared to 0 when the msb is set to 1. z flag : the flag is set to 1 when an arithmetic operation results in 0 or is set to 0 in other instances. v flag : the flag is set to 1 when an arithmetic operation results in twos complement overflow or is cleared to 0 if no overflow occurs. c flag : the flag is set to 1 when an arithmetic operation results in a carry from bit 7 or in a borrow to bit 7. the flag is cleared to 0 if neither of them occurs. in the case of a shift instruction, the flag is set to the shift-out value. register bank configuration r0 r1 r2 r3 r4 r5 r6 r7 16 banks memory area this address = 0100 h + 8 (rp)
MB89580B/580bw series 18 n i/o map (continued) address register name register description read/write initial value 00 h pdr0 port 0 data register r/w xxxxxxxx 01 h ddr0 port 0 direction register w 0 0 0 0 0 0 0 0 02 h pdr1 port 1 data register r/w xxxxxxxx 03 h ddr1 port 1 direction register w 0 0 0 0 0 0 0 0 04 h pdr2 port 2 data register r/w 0 0 0 0 0 0 0 0 05 h vacancy 06 h vacancy 07 h sycc system clock control register r/w xxx1 1x 0 0 08 h stbc standby control register r/w 0 0 0 1xxxx 09 h wdtc watchdog timer control register r/w 0 xxxxxxx 0a h tbtc timebase timer control register r/w 0 0 xxx 0 0 0 0b h vacancy 0c h pdr3 port 3 data register r/w xxxxxxxx 0d h ddr3 port 3 direction register r/w 0 0 0 0 0 0 0 0 0e h vacancy 0f h vacancy 10 h pdr4 port 4 data register r/w xxxxxxxx 11 h ddr4 port 4 direction register r/w 0 0 0 0 0 0 0 0 12 h pdr5 port 5 data register r/w xxx1 1 1xx 13 h ddr5 port 5 direction register r/w xxxxxx 0 0 14 h pdr6 port 6 data register r/w xxxxxxxx 15 h pdcr parallel port data control register r/w xxx0 0 0 0 0 16 h to 20 h vacancy 21 h purr0 port 0 pullup option setting register r/w 1 1 1 1 1 1 1 1 22 h purr1 port 1 pullup option setting register r/w 1 1 1 1 1 1 1 1 23 h purr2 port 2 pullup option setting register r/w 1 1 1 1 1 1 1 1 24 h purr3 port 3 pullup option setting register r/w 1 1 1 1 1 1 1 1 25 h purr4 port 4 pullup option setting register r/w 1 1 1 1 1 1 1 1 26 h purr5 port 5 pullup option setting register r/w xxx 1 1 1 1 1 27 h ctr1 pwm control register 1 r/w 0 0 0 0 0 0 0 0 28 h ctr2 pwm control register 2 r/w 0 0 0 x 0 0 0 0 29 h ctr3 pwm control register 3 r/w x 0 0 0 xxxx 2a h cmr1 pwm compare register 1 w xxxxxxxx 2b h cmr2 pwm compare register 2 w xxxxxxxx
MB89580B/580bw series 19 (continued) address register name register description read/write initial value 2c h ckr clock output control register r/w xxxxxxx 0 2d h scs serial clock switching register r/w xxxxxxx 0 2e h vacancy 2f h smc1 serial mode control register 1 r/w 0 0 0 0 0 0 0 0 30 h smc2 serial mode control register 2 r/w 0 0 0 0 0 0 0 0 31 h ssd serial status and control register r 0 0 0 0 1 xxx 32 h sidr/sodr serial input/serial output data register r/w xxxxxxxx 33 h src serial rate control register r/w xxxxxxxx 34 h to 3b h vacancy 3c h eie external interrupt control register r/w 0 0 0 0 0 0 0 0 3d h eif external interrupt flag register r/w xxxxxxx 0 3e h to 3f h vacancy 40 h dmdr usb power supply mode register r/w xxxxxxx 0 41 h to 4e h vacancy 4f h dbarh dma base address register h r/w 0 0 0 0 0 0 xx 50 h umdr usb reset mode register r/w 1 0 0 0 xx 0 0 51 h dbar dma base address register r/w xxxxxxxx 52 h tdcr0 transfer data count register 0 r/w x 0 0 0 0 0 0 0 53 h tdcr11 transfer data count register 11 r/w 0 0 0 0 0 0 0 0 54 h tdcr12 transfer data count register 12 r/w xxxxxx 0 0 55 h tdcr21 transfer data count register 21 r/w 0 0 0 0 0 0 0 0 56 h tdcr22 transfer data count register 22 r/w xxxxxx 0 0 57 h tdcr3 transfer data count register 3 r/w x 0 0 0 0 0 0 0 58 h uctr usb control register r/w 0 0 0 0 0 0 0 0 59 h ustr1 usb status register 1 r/w 0 0 0 0 0 0 0 0 5a h ustr2 usb status register 2 r xxxxxx 0 0 5b h umskr usb interrupt mask register r/w 0 0 0 0 0 0 0 0 5c h ufrmr1 usb frame status register 1 r xxxxxxxx 5d h ufrmr2 usb frame status register 2 r xxxxxxxx 5e h eper usb endpoint enable register r/w xxxx 0 0 0 1 5f h epbr0 endpoint 0 setup register r/w x 0 0 0 0 0 0 0 60 h epbr11 endpoint setup register 11 r/w 0 x 0 0 0 0 0 0 61 h epbr12 endpoint setup register 12 r/w 0 0 0 0 0 0 0 0
MB89580B/580bw series 20 (continued) note : vacancies are not for use. address register name register description read/write initial value 62 h epbr21 endpoint setup register 21 r/w 0 x 0 0 0 0 0 0 63 h epbr22 endpoint setup register 22 r/w 0 0 0 0 0 0 0 0 64 h epbr31 endpoint setup register 31 r/w xx 0 0 0 0 xx 65 h epbr32 endpoint setup register 32 r/w x 0 0 0 0 0 0 0 66 h to 7b h vacancy 7c h ilr1 interrupt level setting register 1 w 1 1 1 1 1 1 1 1 7d h ilr2 interrupt level setting register 2 w 1 1 1 1 1 1 1 1 7e h ilr3 level setting register 3 w 1 1 1 1 1 1 1 1 7f h vacancy ? information about read/write r/w : read/write enabled, r : read only, w : write only ? information about initial values 0 : the initial value of this bit is 0. 1 : the initial bit of this bit is 1. x : the initial value of this bit is undefine d.
MB89580B/580bw series 21 n electrical characteristics 1. absolute maximum ratings (v ss = 0 v) warning: semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. do not exceed these ratings. parameter symbol value unit remarks min max power supply voltage v cc v ss - 0.3 v ss + 6.0 v input voltage v i v ss - 0.3 v cc + 0.3 v other than p60 to p67 v ss - 0.5 v ss + 4.0 v p60 to p67 output voltage v o v ss - 0.3 v cc + 0.3 v l level average output cur- rent i olav ? 4ma average value (operating current operating rate) l level total maximum output current s i ol ? 100 ma l level total average output current s i olav ? 40 ma average value (operating current operating rate) h level maximum output current i oh ?- 15 ma h level average output current i ohav ?- 4ma average value (operating current operating rate) h level total maximum output current s i oh ?- 50 ma h level total average output current s i ohav ?- 20 ma average value (operating current operating rate) power consumption p d ? 300 mw operating temperature t a - 40 + 85 c storage temperature tstg - 55 + 150 c
MB89580B/580bw series 22 2. recommended operating conditions (v ss = 0 v) * : use either a ceramic capacitor or a capacitor with similar frequency characteristics. the capacity of the smoothing capacitor for the vcc pin should be greater than that of the cs. when using with a supply voltage of 3.3 v, connect pin c with vcc to input 3.3 v. parameter symbol value unit remarks min typ max power supply voltage v cc 3.0 ? 5.5 v operating temperature t a - 40 ?+ 85 c smoothing capacitor c s 0.1 ? 1.0 m fat vcc = 5.0 v* series resistance r s ? 16 ?w when the usb function is in use r s r s c s c rpvm rpvp ? c, rpvp and rpvm pin connection diagram
MB89580B/580bw series 23 figure 1 operating voltage - operating frequency warning: the recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. all of the devices electrical characteristics are warranted when the device is operated within these ranges. always use semiconductor devices within their recommended operating condition ranges. operation outside these ranges may adversely affect reliability and could result in device failure. no warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. users considering application outside the listed conditions are advised to contact their fujitsu representatives beforehand. 5.5 operating voltage v cc (v) 5.0 4.0 3.0 2.0 1.0 0 cpu operating frequency (f ch mhz) (at instruction cycle 4/ f ch ) minimum execution time (instruction cycle) ( m s) however, f ch = clock frequency (fc) 2 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 10.0 11.0 12.0 13.0 4.0 2.0 0.8 0.4 0.33 12.5 0.32 note: when usb is used, the clock frequency (f c ) should be fixed at 6 mhz (cpu operating frequency (f ch ) = 12 mhz). and main clock gear speed should be fixed at 4/f ch .
MB89580B/580bw series 24 3. dc characteristics (v cc = 5.0 v, v ss = 0 v, t a = - 40 c to + 85 c) (continued) parameter symbol pin name condition value unit remarks min typ max h level input voltage v ih p00 to p07, p10 to p17, p20 to p27, p30 to p37, p40 to p47, p50 to p54, mod0, mod1 ? 0.7 v cc ? v cc + 0.3 v v ihs rst , int0 to int7 , uck, ui ? 0.8 v cc ? v cc + 0.3 v v ih1 p60 to p67 ? v ss + 2.0 ? v ss + 3.6 v l level input voltage v il p00 to p07, p10 to p17, p20 to p27, p30 to p37, p40 to p47, p50 to p54, mod0, mod1 ? v ss - 0.3 ? 0.3 v cc v v ils rst , int0 to int7 , uck, ui ? v ss - 0.3 ? 0.2 v cc v v il1 p60 to p67 ? v ss - 0.5 ? v ss + 0.8 v open-drain output applica- tion voltage v d1 p52 to p54 ? v ss - 0.3 ? v cc + 0.3 v h level out- put voltage v oh p00 to p07, p10 to p17, p20 to p24, p30 to p37, p40 to p47, p50, p51 i oh = - 2.0 ma 4.0 ?? v l level output voltage v ol p00 to p07, p10 to p17, p20 to p24, p30 to p37, p40 to p47, p50 to p54, rst i ol = 4.0 ma ?? 0.4 v
MB89580B/580bw series 25 (continued) (v cc = 5.0 v, v ss = 0 v, t a = - 40 c to + 85 c) parameter symbol pin name condition value unit remarks min typ max input leakage current (hi-z output leakage cur- rent) i li p00 to p07, p10 to p17, p20 to p27, p30 to p37, p40 to p47, p50, p51, p60 to p67 0.0 < v i < v cc - 5 ?+ 5 m a when no pullup re- sistance is speci- fied open-drain output leak- age current i liod p52 to p54 0.0 < v i < v ss + 5.5 ??+ 5 m a pullup resistance r pull p00 to p07, p10 to p17, p20 to p27, p30 to p37, p40 to p47, p50 to p54, rst v i = 0.0 v 25 50 100 k w rst is excluded when pullup resis- tance available is specified. power supply current i cc v cc f ch = 12.0 mhz v cc = 5.0 v t inst = 0.333 m s ? 25 38 ma mb89p585b/bw, mb89585b/bw, mb89583b/bw mb89p589b, mb89589b i ccs1 f ch = 12.0 mhz v cc = 5.0 v t inst = 0.333 m s ? 20 30 ma sleep mode i cch t a = 25 c ? 520 m astop input capaci- tance c in other than vcc and vss f = 1 mhz ? 10 ? pf
MB89580B/580bw series 26 4. ac characteristics (1) reset timing (v cc = 5.0 v, v ss = 0 v, t a = - 40 c to + 85 c) note : t hcyl is the internal main clock oscillating cycle (1/2 fc) . (2) power-on reset and power on time (v ss = 0 v, t a = - 40 c to + 85 c) note : the power supply must be up within the selected oscillation stabilization time. when the supply voltage needs to be varied while operating, it is recommended to smoothly start up the voltage. parameter symbol condition value unit remarks min max rst l pulse width t zlzh ? 48 t hcly ? ns parameter symbol condition value unit remarks min max power supply rising time t r ? 0.066 50 ms power supply cutoff time t off ? 4 ? ns due to repeated operations rst 0.2 v cc 0.2 v cc t zlzh v cc t r 3.5 v 0.2 v 0.2 v 0.2 v t off
MB89580B/580bw series 27 (3) clock timing (v ss = 0 v, t a = - 40 c to + 85 c) note: when usb is used, the clock frequency (f c ) should be fixed at 6 mhz (cpu operating frequency (f ch ) = 12 mhz). and main clock gear speed should be fixed at 4/f ch . (4) instruction cycle (v ss = 0 v, t a = - 40 c to + 85 c) parameter symbol pin name condition value unit remarks min typ max clock frequency f c x0, x1 ? 1 6 6.25 mhz clock cycle time t xcyl x0, x1 160 166.6 1000 ns internal main clock frequency f ch ? 2 12 12.5 mhz twice the fc internal clock cycle t hcyl ? 80 83.3 500 ns t xcyl /2 parameter symbol value unit remarks instruction cycle (min execution time) t inst 4 / f ch , 8 / f ch , 16 / f ch , 64 / f ch m s when operating at f ch = 12 mhz t inst = 0.33 m s (4 / f ch ) ? x0 and x1 timing and conditions ? clock conditions t xcyl 0.2 v cc 0.2 v cc x0 x0 c 1 c 2 x1 when a crystal resonator is used
MB89580B/580bw series 28 (5) uart serial i/o timing (v cc = 5.0 v, v ss = 0 v, t a = - 40 c to + 85 c) * : for information about t inst , see instruction cycle. parameter symbol pin name condition value unit remarks min max serial clock cycle time t scyc uck internal shift clock mode 2 t inst * ?m s uck ? uo t slov uck, uo - 200 200 ns valid ui ? uck - t ivsh ui, uck 200 ? ns uck - ? valid ui hold time t shix uck, ui 200 ? ns serial clock h pulse width t shsl uck external shift clock mode 1 t inst * ?m s serial clock l pulse width t slsh 1 t inst * ?m s uck ? uo time t slov uck, uo 0 200 ns valid ui ? uck - t ivsh ui, uck 200 ? ns uck - ? valid ui hold time t shix uck, ui 200 ? ns ? internal shift clock mode ? external shift clock mode uck uo ui t scyc t ivsh t slov t shix 0.8 v 0.8 v 2.4 v 0.8 v cc 0.2 v cc 0.8 v cc 0.2 v cc 0.8 v 2.4 v uck uo ui t slsh t shsl t ivsh t slov t shix 0.2 v cc 0.8 v 2.4 v 0.8 v cc 0.2 v cc 0.8 v cc 0.2 v cc 0.2 v cc 0.8 v cc 0.8 v cc
MB89580B/580bw series 29 (6) peripheral input timing (v cc = 5.0 v, v ss = 0 v, t a = - 40 c to + 85 c) * : for information about t inst , see instruction cycle. parameter symbol pin name condition value unit remarks min max peripheral input h pulse width 1 t ilih1 int0 to int7 ? 2 t inst * ?m s peripheral input l pulse width 1 t ihil1 ? 2 t inst * ?m s int0 to int7 t ihil1 t ilih1 0.2 v cc 0.2 v cc 0.8 v cc 0.8 v cc
MB89580B/580bw series 30 (7) parallel port timing (v cc = 5.0 v, v ss = 0 v, t a = - 40 c to + 85 c) parameter symbol pin name condition value unit remarks min max ibfx - ? wex timing t ihwl ibfx wex ? 1 / 2 t inst ?m s cex ? wex delay t clwl cex wex ? 0 ? ns wex - ? cex - delay t whch cex wex ? 0 ? ns wex pulse width t wlwh wex ? 40 ? ns write data setup t dvwh d0 to d7 wex ? 10 ? ns write data hold t whdx d0 to d7 wex ? 10 ? ns write address setup t avwh a0 wex ? 10 ? ns write address hold t whax a0 wex ? 10 ? ns obf - ? rdx timing t ohrl obf rdx ? 1 / 2 t inst ?m s cex ? rdx delay t clrl cex rdx ? 0 ? ns rdx - ? cex - delay t rhch cex rdx ? 0 ? ns rdx pulse width t rlrh rdx ? 40 ? ns read data delay t rldv d0 to d7 rdx ?? 15 ns read data hold t rhdx d0 to d7 rdx ? 0 ? ns read address setup t avrl a0 rdx ? 10 ? ns read address hold t rhax a0 rdx ? 10 ? ns
MB89580B/580bw series 31 ? write timing ? read timing ibfx cex wex d0 to d7 a0 t ihwl t clwl t wlwh t dvwh t avwh t whdx t whch t whax obf cex rdx d0 to d7 a0 t ohrl t clrl t rlrh t rldv t avrl t rhdx t rhch t rhax
MB89580B/580bw series 32 (8) external fifo connection timing (v cc = 5.0 v, v ss = 0 v, t a = - 40 c to + 85 c, f c = 6 mhz) parameter symbol pin name condition value unit remarks min max fifo empty resetting timing t efxh efx not includ- ing the initial resetting af- ter reset 0 ? ns resetting be- fore pkend is not allowed. fifo empty timing t efxl efx, r ? 0 360 ns read cycle time t rscy r ? 645 ? ns read clock h pulse width t rhwd ? 145 ? ns valid di ? r setup time t disp di7 to di0, r ? 50 ? ns r ? valid di hold time t dihd ? 0 ? ns fifo full reset timing t ffxh ffx ? 0 ? ns resetting be- fore pkend is not allowed. fifo full timing t ffxl ffx, w ? 0 360 ns write recycle time t wscy w ? 645 ? ns write clock h pulse width t whwd ? 145 ? ns valid do ? w - setup time t dosp do7 to do0, w ? 200 ns w ? valid do hold time t dohd ? 40 ns
MB89580B/580bw series 33 ? read data from external fifo ? write data to external fifo pkend efx (p52) r (p51) di7 to di0 invalid valid valid invalid invalid 2.4 v t rsyc t efxh t efxl t disp t rhwd t dihd 0.8 v 0.8 v 0.3 v cc 2.4 v 0.7 v cc 2.0 v 0.8 v pkend ffx (p53) w (p50) do7 to do0 2.4 v 2.4 v 2.4 v 0.8 v 0.8 v 0.3 v cc 0.7 v cc 0.8 v 2.4 v 0.8 v t whwd t wscy t ffxl t ffxh t dosp t dohd
MB89580B/580bw series 34 n ordering information part number package remarks mb89589bpfm mb89p589bpfm 64-pin plastic lqfp (fpt-64p-m09) mb89583bpfv mb89585bpfv mb89p585bpfv mb89583bwpfv mb89585bwpfv mb89p585bwpfv 64-pin plastic lqfp (fpt-64p-m03)
MB89580B/580bw series 35 n package dimensions (continued) 64-pin plastic lqfp (fpt-64p-m03) note: pins width and pins thickness include plating thickness. dimensions in mm (inches) lead no. details of "a" part 0.25(.010) (stand off) (.004?004) 0.10?.10 (.024?006) 0.60?.15 (.020?008) 0.50?.20 1.50 +0.20 ?.10 +.008 ?004 .059 0?8 "a" 0.08(.003) (.006?002) 0.145?.055 0.08(.003) m (.008?002) 0.20?.05 0.50(.020) 12.00?.20(.472?008)sq 10.00?.10(.394?004)sq index 49 64 33 48 17 32 16 1 2000 fujitsu limited f64009s-c-4-7 c (mounting height)
MB89580B/580bw series 36 (continued) 64-pin plastic lqfp (fpt-64p-m09) note: pins width and pins thickness include plating thickness. dimensions in mm (inches) c 2001 fujitsu limited f64018s-c-2-4 0.65(.026) 0.10(.004) 116 17 32 49 64 33 48 12.00?.10(.472?004)sq 14.00?.20(.551?008)sq index 0.32?.05 (.013?002) m 0.13(.005) 0.145?.055 (.0057?0022) "a" .059 ?004 +.008 ?.10 +0.20 1.50 0~8 0.25(.010) (mounting height) 0.50?.20 (.020?008) 0.60?.15 (.024?006) 0.10?.10 (.004?004) details of "a" part (stand off) 0.10(.004)
MB89580B/580bw series fujitsu limited all rights reserved. the contents of this document are subject to change without notice. customers are advised to consult with fujitsu sales representatives before ordering. the information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. also, fujitsu is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams. the products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite). please note that fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. any semiconductor devices have an inherent chance of failure. you must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. if any products described in this document represent goods or technologies subject to certain restrictions on export under the foreign exchange and foreign trade law of japan, the prior authorization by japanese government will be required for export of those products from japan. f 0202 ? fujitsu limited printed in japan


▲Up To Search▲   

 
Price & Availability of MB89580B

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X